Sun Microsystems, Inc.   Sun System Handbook - ISO 3.4 June 2011 Internal/Partner Edition
   Home | Current Systems | Former STK Products | EOL Systems | Components | General Info | Search | Feedback



SPARCengine CP1400

Codename: Casanova
501-5390 595-5221
300MHz
64MB FRU
w Front Panel
300MHz
256MB
w/o Front Panel

Jumper Settings
JUMPER PINS SETTING DESCRIPTION
J1401 1-2
2-3
In
In
FPROM write protect
FPROM write enable (default)
J1501 1-8 Out JTAG scan connector
J1502 1-2
2-3
Out
Out
External clock (default)
Scan clock (default)
J1601 1-2
2-3
In/Out
Out
PCI 33/66 Clock (default)
PCI 33/33 Clock (default)
J2902 1-2
2-3
1-3
In
In
Out
Soft start circuit enabled
Soft start circuit disabled
System will not come up
J3301 1-2
2-3
In/Out
In
Disable loopback reset (default)
Enable loopback reset
J3303 1-2
2-3
In
In/Out
Boot from ROMBO
Boot from system flash (default)
J3304 1-2
2-3
In
In/Out
Boot from system flash (default)
Boot from user flash
J3306 1-2
2-3
In
In
7-segment LED disabled
7-segment LED enabled (default)
J4803 1-2
2-3
In
In
cPCI out of JTAG chain (default)
cPCI in JTAG chain
J5102 1-2 Out Thermal diode

Notes

  1. The minimum operating system is Solaris 2.6 HW 5/98.
  2. The CP1400 supports VxWorks for real-time operations.
  3. The SPARCengine CP1400 does not have a system serial number.

References

  1. SPARCengine CP Memory Installation Manual, 806-3690.
  2. SPARCengine CP1400 Technical Reference Manual, 806-7667.

  Copyright � 2011 Sun Microsystems, Inc.  All rights reserved.
 Feedback